国语熟妇乱人伦A片久久,同桌把他的J坐进我的下面,苏苏的放荡日记高H无删减全,AV天堂午夜精品一区

Design & Verification

Home Products Digital Design EDA

TRASTA

Gate-TR Mixed-Level Timing Analysis Solution

Mixed-Level Timing Analysis Custom Cell Characterization Built-in STA engine

TRASTA automatically identifies the critical path and enables designers to analyze the critical path with the highest precision. 

  • Identifies unique devices of the design and generates gate level circuit

  • Topology matching and channel connected extraction techniques

  • Timing characteristics of extracted gate-level cells are automatically characterized and used in Static Timing Analysis (STA) step

  • Built-in STA engine and SPICE netlist generation capability with back-annotated parasitics


Download Brochure

Highlights

  • Efficiency

    Efficient critical path tracing at the full-chip level

  • Automation

    Automatic critical path extraction with parasitics

  • Customization

    On the fly custom cell characterization

  • Unity

    Unified environment for STA & dynamic simulation

Applications

  • Custom cell characterization

  • Timing analysis of
    mixed design

  • Re-characterization of standard cell

  • Timing analysis of CPU
    datapaths/Digital IPs

Contact TOP

Log in

武胜县| 应用必备| 南丹县| 揭西县| 东方市| 府谷县| 沁水县| 阿瓦提县| 武安市| 谢通门县| 武川县| 冕宁县|